



# 12T MEMORY CELL FOR AEROSPACE APPLICATIONS IN NANOSCALE CMOS TECHNOLOGY

<sup>1</sup>Aade Kailas Ukala,<sup>2</sup>Lingampally Shivprasad,<sup>3</sup>S.Ravinder,<sup>4</sup>T.Sukhdev

<sup>1,2,3,4</sup>Assistant Professor

Department Of ECE

Kshatriya College of Engineering

## Abstract—

The size of semiconductors and the distances between them are rapidly shrinking as technology advances. As a result, SRAM cells used in aerospace applications become more susceptible to soft-error when the fundamental charge of the fragile nodes decreases. Single-event upsets (SEUs) may cause data inversion if a radiation particle hits a sensitive node in a typical 6T SRAM cell. To lessen the impact of SEUs, this paper proposes a Soft-Error-Aware Read-Stability-Enhanced Low-Power 12T (SARP12T) SRAM cell. SARP12T's performance is evaluated in relation to those of other recently released soft-error-aware SRAM cells such as QUCCE12T, QUATRO12T, RHD12T, RHPD12T, and RSP14T. Even if the values of the sensitive nodes in SARP12T are flipped due to a radiation attack, the data may be recoverable. SARP12T is resilient to storage node-pair-initiated single-event multi-node upsets (SEMNUs). The '0' storing memory nodes in the proposed cell are easily accessible through the bit line during read operation and are highly resistant to interruptions. SARP12T is also the most efficient method of holding in terms of energy consumption. SARP12T outperforms competing cells in terms of write performance, and its write latency is much lower. The suggested cell achieves all of these advantages with just a little increase in read latency and read/write energy.

**Keywords—**Aerospace, SARP12T, QUCCE12T, SRAM

**DOI Number: 10.48047/NQ.2022.20.12.NQ77759**

**NeuroQuantology 2022;20(12): 4337-4341**

## I. Introduction

The strong ionizing effect of radiation near nuclear reactor and in space has the potential to impair or destroy electrical infrastructure. Ionizing radiation has been linked to circuit failures, notably in data storage devices. The scientific community uses the term "single event upset" (SEU) to describe the occurrence of several ionizing effects of radiation at once [1,2]. On the one hand, the idea that this radiation doesn't have any effect on long-term memory seems conceivable. When many events occur at once, it may cause an electronic equipment to malfunction, a phenomenon known as the "single event multi-upset effect" (SEMNU) [22]. Resetting [7] the electrical cycle with software that employs state machines to recognize prior states might reduce radiation risks. Spending a little amount on space-related

applications won't alter this fact [4]. Bit flipping in ionizing CMOS [16] memory is the source of a soft mistake [17]. This impact is due to the expansion of pores in the oxide layer. This strategy makes data storage very sluggish to access. When evaluating SRAM memory in the presence of ionizing radiation, it may be helpful to use a write cycle of different time and complexity to better display the findings. Every new generation of technology results in smaller and more powerful integrated circuit machines. The goal of this technique, which makes use of integrated circuits, is to increase output by packing as many components into a given space as feasible. As Moore's law has been roughly followed, the size of transistors, the fundamental building blocks of memory cells, has risen. So, it stands to reason that cell density will gradually reduce with each succeeding generation [1]. Due to the small size of the transistors used in contemporary technology, each individual cell

4337



constitutes a nanoscale system; this is how SRAM-compatible metal-oxide-semiconductor (CMOS) memory is created. As a result, SRAM chips are able to function at steadily decreasing voltages. The International Technological Strategy for Semiconductors (ITRS) predicted that this trend would reverse, but the opposite has already occurred. The scaling limitation on the threshold voltage of the transistor kept the leakage current to an acceptable level [2]. These static random access memories (SRAMs) are essential to the operation of many contemporary electronic devices. This need has been met in large part through the allocation of dedicated space. Costs are anticipated to increase as the predicted number of patients exceeds 90% [3]. The technicians are trying to fit as many SRAM cells as they can into each part. Because it results in cells that are smaller in size, this procedure is crucial for improving the technology. SRAMs have transistors that are normally as small and as high up in the architecture as is practicable. Additionally, the voltage is maintained low to ease strain on the electrical system. However, the reduction in power usage was only partially implemented in practice. With the development of new technologies, SRAM devices have become smaller and use less power; nonetheless, the design still has to overcome two significant obstacles, namely, cell stability and transient event radiation. This study focuses on the latter phenomenon. However, there are also inquiries into SRAM dependability concerns. In terms of regional radiation, SRAMs are crucial. They might be badly damaged by single-event upsets (SEUs), which are triggered by a single particle of energy. These failures are categorized as soft errors (SE) since they do not permanently harm the circuit. When massive particles collide, they release electron-hole pairs (SEUs), which are gathered in a sensitive region and utilized to control the circuit's power supply. A node in an SRAM array may check the status of a cell and change the data stored in it if there is enough noise. There is no truth to these claims at all. One or more SRAM cells might have their data corrupted by a passing particle.

#### I. PROPOSED METHOD

This novel radiation-hardened-by-design (RHBD) 12T storage facility features an easily implementable layout-topology and also takes into consideration the physical mechanism of upset in soft faults. The validation results show that the proposed 12T cell can provide significant radiation resistance. The predicted 12T cell requires

more room, energy, and time to read and write than a 13T cell. The 986.2 mV margin of static noise in the hold is more than what a 13T cell can achieve. The error-correcting capabilities of the recommended 12T cell make it more trustworthy. These days, CMOS technology is ubiquitous in the electronics sector. The aircraft industry is another that benefits greatly from CMOS technology. Memories are the primary data storage mechanism in many aeronautical applications. CMOS technology is used in the production of SRAM cells, a kind of memory. The main problem with long-term memory is single-event disruptions (SEUs), which are brought on by particles of radiation. Rising urbanization is directly responsible for the SEUs. As CMOS process technology has advanced, both the critical charge and supply voltage have decreased. A approach free of these SEUs is needed for use in aircraft systems. Where exactly do they exist in the very radioactive void between the stars? Methods that are radiation-hardened by design (RHBD) that are resistant to soft errors are currently being researched. The primary contribution of this study is a proposal for a low-profile, high-reliability RHBD memory cell. "Adiabatic logic" refers to low-power electrical circuits that may be employed in either direction. During the adiabatic phase, there is no change in the total quantity of heat or energy in the system, thus the name. Energy dissipation is greatly improved by decreasing circuit size and increasing circuit fineness, which has been a major motivation for studying adiabatic circuits.

#### A. SCRL NAND

Understanding the big picture behind this group of genes may require dissecting the SCRL NAND complete loop shown in Figure 1. This NAND uses trapezoidal clocks (Kin1 and /Kin1) to power the top and bottom tracks, rather than the more conventional Vdd and Gnd. There has been no change to this section. With the exception of P1, which is connected to Gnd, and /P1, which is connected to Vdd, all components are linked to Vdd/2 in the first position, rendering the switch gate superfluous. The transmission gate is turned on once P1 and /P1 are configured. First steps. Vdd and Gnd are then created from the /first1 and /first1Vdd/2 nodes. At





Figure4 : proposed schematic simulation result

A. DELAY

Parsing	0.01 seconds
Setup	0.05 seconds
DC operating point	0.07 seconds
Transient Analysis	0.03 seconds
Overhead	0.91 seconds
-----	
Total	1.07 seconds

A. POWER

Power Results

```
VoltageSource_3 from time 0 to 100
Average power consumed -> 5.594084e-011 watts
Max power 2.061770e+000 at time 8.025e-008
Min power 8.198842e-003 at time 3.20774e-008
```

CONCLUSION

The unique 12TRHBD memory cell developed here lessens the effect of soft mistakes in standard 65 nm CMOS technology. The proposed memory cell is an advancement over prior designs in a number of respects; most importantly, it is more resistant to disturbances that damage several nodes. 1000 MC simulations further corroborate the process's SEU robustness by demonstrating that no changes to the process affect the SEU's stability. Some high-speed applications may be slowed down by the proposed 12T memory cell because of its slower read access time compared to existing memory technologies. Memory size, robustness, and reliability may be of greater importance in mission-critical aircraft applications. In light of this, the RHBD 12T memory cell reported in this paper is, from the standpoint of a critical application designer, an excellent design for radiation resistance when compared to other state-of-the-art hardened memory cells. Increasing the paper's speed while decreasing its footprint is a common method of improvement. One of the trickiest Nano-scaled dependability issues to solve is the BTI, which modifies the transistor's  $V_{th}$  value. Changing the  $V_{th}$  of SRAM transistors degrades the quality of SNMs. In this study, we describe a sensor that can detect BTI deterioration in SRAM cells with high accuracy, allowing for the monitoring of this process over time. The peak  $I_{vdd}/I_{gnd}$  of the SRAM block during a write operation may be used as a

proxy for the NBTI/PBTI aging of individual SRAM cells. The CCVS measures and converts this current to voltage. The fundamental frequency of the VCO's oscillation is set by the maximum value of this voltage. The frequency of the oscillations may be compared to that of newly created cells to observe the impact of BTI. Reading the appropriate item in the SRAM may reveal the row or cell's BTI condition.

REFERENCES

[1] E. Ibe, H. Taniguchi, Y. Yahagi, K.-I. Shimbo, and T. Toba, "Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule," *IEEE Trans. Electron Devices*, vol. 57, no. 7, pp. 1527–1538, Jul. 2010.

[2] P. E. Dodd and L. W. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 583–602, Jun. 2003.

[3] R. C. Baumann, "Soft errors in advanced semiconductor devices part I: The three radiation sources," *IEEE Trans. Device Mater. Rel.*, vol. 1, no. 1, pp. 17–22, Mar. 2001.

[4] H. L. Hughes and J. M. Benedetto, "Radiation effects and hardening of MOS technology: Devices and circuits," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 500–521, Jun. 2003.

[5] C. Boatella, G. Hubert, R. Ecoffet, and S. Duzellier, "ICARE on-board SAC-C: More than 8 years of SEU and MCU analysis and prediction," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 4, pp. 2000–2009, Aug. 2003.

[6] Y. Bentoutou, "A real-time EDAC system for applications on board earth observation small satellites," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 48, no. 1, pp. 648–657, Jan. 2012.

[7] P. D. Bradley and E. Normand, "Single event upsets in implantable cardioverter defibrillators," *IEEE Trans. Nucl. Sci.*, vol. 45, no. 6, pp. 2929–2940, Dec. 1998.

[8] M. L. McLain, H. J. Barnaby, I. S. Esqueda, J. Oder, and B. Vermeire, "Reliability of high performance standard two-edge and radiation



hardened by design  
enclosed geometry transistors," in Proc. IEEE Int.  
Rel. Phys. Symp., Apr. 2009, pp. 174–179.

