

# Modeling and Analysis of High RF Behavior of Nano Scale Surrounding Gate MOSFET

Aditya Agarwal<sup>1</sup>, R. L. Sharma<sup>2</sup>, Prashant Mani<sup>3</sup>

<sup>1</sup>Research Scholar, Department of Electronics and Communication Engineering, Noida International University, Greater Noida, India

<sup>2</sup>Professor, Department of Electronics and Communication Engineering , Noida International University, Greater Noida, India

<sup>3</sup>Associate Professor, Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Modinagar, India

<sup>1</sup>aditya.electrobond@gmail.com, <sup>2</sup>rlsharmadigudr@yahoo.co.in , <sup>3</sup>prashantmani29@gmail.com

## **Abstract**

This paper presents novel modeling of nano-scale Surrounding Gate MOSFET operating in sub-threshold region. The current is obtained using surface potential and varying device parameter like gate - source voltage and drain - source voltage. The channel Length L was 40nm for proposed SG MOSFET. In continuation of work the Drain Induced Barrier Lowering (DIBL) of SG MOSFET also modeled and analyzed .The transconductance of the proposed device modeled and analyzed for various values of drain voltages. The drain conductance and channel length modulation of the device modeled for various values of drain to source voltages of proposed device.

**Keywords** —Surrounding Gate MOSFET, DIBL, Channel length modulation, Surface potential.

#### I. INTRODUCTION

The surrounding gate MOSFET (SG MOSFET) is the most promising solution to the limitation of scaling and increment in device performance. In SG MOSFET, gate, drain and source are organized vertically and pillar's sidewalls used as the channel region as shown in the

Fig. 1. Another salient feature of SG MOSFET is that the width and length of the channel are depend on the pillar height and parameters. [1]. So the channel length may be shrinked without modifying the transistor's utilized area ensuing huge packing density [2, 3].



Fig. 1 Cross- sectional cut view of Surrounding Gate MOSFET


In addition to the above feature, SG MOSFET also give other characteristics such as higher current drive, small substrate bias effects, steep sub threshold characteristics, high reliability and increased short channel immunity [1, 4]. It was further explored that use of cylindrical/surrounded architecture results in scaling down of CMOS inverter's occupying area by 50% as compared to bulk MOSFET [1]. Comprehensive research has been carried out on SG MOSFET in terms of analytical modeling [5, 6] numerical analysis [7], quantitative description of channel length, simulation and device fabrication [8].

In this paper, the Single Material Gate (SMG) SG MOSFET architecture has been proposed extensively, and an analytical model to study about current - voltage characteristics and the analysis to obtain the small signal parameters such as drain conductance and

transconductance. As the dimensions of the device reduces, the short channel effects (SCEs) such as drain induce barrier lowering and channel length modulation strongly affect the conduction mechanisms. However, no analytical model is available for single material gate engineered SG MOSFET which takes into account the effect of above short channel effects. The study demonstrated that Short channel effects are efficiently suppressed through SG MOSFET design, which results in a rise in transconductance and decrease in drain conductance [9, 10].

## **II. DEVICE STRUCTURE - PARAMETERS**

The structure of Surrounding Gate MOSFET is depicts in Fig. 2 for a channel length of L =40nm, radius of the device, R=15 nm, oxide thickness,  $t_{ox}$ = 3nm, doping density ( $N_D$ ) is  $5 \times 10^{19}$  cm<sup>-3</sup>, doping in substrate, with doping density ( $N_A$ ) of  $1 \times 10^{16}$  cm<sup>-3</sup> and metal gate work function ( $\Phi_m$ ) is 4.8 eV.



0

# Fig. 2 Surrounding Gate MOSFET Structure

The SG MOSFET is required less voltage as compared minimal leakage current and less power dissipation [10, with planer MOSFET. SG MOSFET device performance is 17]. Table 1 shows the device Parameters of better than other MOS devices. SG MOSFET shows Surrounding Gate MOSFET.

**TABLE I** Device Parameters of Surrounding Gate MOSFET

Parameters	Values
Boltzmann's Constant (K)	1.3807 x10 <sup>-23</sup> J/K
Permitivity in Vacuum ( $\varepsilon_{o}$ )	8.8542x10 <sup>-12</sup> F/m
Charge (q)	1.6021x10 <sup>-19</sup> C
Temperature (T)	300K
Device Thermal Voltage (V <sub>T</sub> )	0.0258V
Energy Band Gap (E <sub>g</sub> )	1.08eV
Electron affinity (χ)	4.17eV
Carrier concentration (Conduction band)( $N_c$ )	2.8x10 <sup>19</sup> cm <sup>-3</sup>
Carrier concentration (Valence band)	1.04x10 <sup>19</sup> cm <sup>-3</sup>
(N <sub>v</sub> )	
Carrier concentration of Si (Intrinsic) (n <sub>i</sub> )	1.45x10 <sup>10</sup> cm <sup>-3</sup>

# III. ANALYTICAL MODELING

Here we obtained the various characteristics of SGMOSFET which explores the device performance in different regions. The drain current is calculated and find an expression with respect to the source and drain ends.

$$I_{ds}(z) = 2\pi R Q_n(z) \frac{\mu_n \frac{dV(z)}{dz}}{1 + \frac{1}{E_{sat}} \frac{dV(z)}{dz}}$$
(1)

 $2\pi R$  is width of device, where R is the device radius. V(z) is channel voltage and electric field is dV(z)/dz towards in z direction.  $E_{sat}$  is known as critical field =,  $2V_{sat}/\mu$ , saturation velocity is  $V_{sat}$  and mobility is  $\mu$ .

$$\mu_n = \frac{\mu}{1 + \theta_i \left( V_{gs} - V_{th} \right)} \tag{2}$$

Where,

$$\mu = \frac{\mu_0}{\sqrt{1 + \left[\frac{N_A}{N_{ref} + \frac{N_A}{S}}\right]}}$$

Mobility of electron is  $\mu_0$ = 677cm²/Vs. S = 350,  $N_{ref}$ = 3x10²² m³,  $N_A$  is doping concentration.  $Q_n(z)$ = Surface charge density is



www.neuroquantology.com

$$Q_{n}(z) = C_{ox}(V_{gs} - V_{th} - V(z))$$
(4)

Where, Oxide capacitance – gate

$$C_{ox} = \frac{\mathcal{E}_{ox}}{t_{ox}} \tag{5}$$

Putting these equations in Eq. (1) and integrate the expression, the drain current is obtained as

$$I_{ds} = \frac{2\pi R\mu C_{ox} \left(V_{gs} - V_{th} - \left(\frac{V_{ds}}{2}\right)\right)}{L\left(\frac{1}{V_{ds}} + \frac{1}{LE}\right)V_{ds}}$$
(6)

The expression for saturation region drain current is

$$I_{dsat} = 2\pi R V_{sat} Q_{nsat} \tag{7}$$

Where,  $I_{dsat}$  is saturation drain current, inversion charge is  $Q_{nsat}$  and  $V_{ds} = V_{dsat}$  is expressed as

$$Q_{nsat} = C_{ox} \left( V_{gs} - V_{th} - V_{dsat} \right) \tag{8}$$

Put the  $Q_{nsat}$  value in Eq. (1) from Eq. (8) is given by

$$I_{dsat} = 2\pi R V_{sat} C_{ox} \left( V_{gs} - V_{th} - V_{dsat} \right)$$

$$\tag{9}$$

Now the drain saturation voltage  $V_{dsat}$  is obtained by

$$V_{dsat} = \frac{V_{gs} - V_{th}}{1 + \frac{V_{gs} - V_{th}}{LE}}$$
 (10)

The drain current (threshold voltage  $V_{th}$  replaced by  $V_{th}$ ) in equation (6) is given by

$$I_{ds} = \frac{2\pi R\mu C_{ox} \left(V_{gs} - V_{th}' - \left(\frac{V_{ds}}{2}\right)\right)}{L\left(\frac{1}{V_{ds}} + \frac{1}{LE}\right)V_{ds}}$$
(11)

The saturation current replacing with L by  $(L - l_d)$ . Where  $l_d$ = velocity saturation length and  $V_{sat}$ = saturation velocity [7].

$$I_{dsat} = \frac{2\pi R \mu C_{ox} \left( V_{gs} - V_{th} - \frac{V_{dsat}}{2} \right)}{\frac{\left( L - l_d \right)}{V_{dsat}} \left[ 1 + \frac{V_{ds}}{\left( L - l_d \right) E} \right]}$$
(12)

This switching behavior of the device describes by the sub-threshold region. Here, sub-threshold region especially considers for low-power applications, like switching in digital logics and memory application etc. The subthreshold current is determine by using the surface potential is given by, [11]



$$I_{sub} = \left[ \frac{2\pi R \mu_{eff} C_{ox}}{L} \left( V_t^2 \right) \left[ \exp \left\{ \frac{V_{gs} - V_{th}}{2V_t} \right\} \left( 1 - \exp \left( -\frac{V_{ds}}{V_t} \right) \right) \right] \right]$$
(13)

The sub-threshold current variation depicts the gate/source voltage for distinct drain/source voltage from 0.5 - 1.5 V. The length of channel (L) = 40nm.

## **DRAIN INDUCED BARRIER LOWERING**

When device dimensions shrink down, the short channel effects like DIBL come into the picture and affect the performance of the device. DIBL is a short channel effect developed due to the reduction of threshold voltage of MOSFET at large drain voltages [10].

Now here,  $V_{th}$ , is the threshold voltage in linear region and  $V_{th,satur}$  is the threshold voltage in saturation region. The DIBL effect incorporate with the drain current model by

$$I_{ds(DIBL)} = \frac{2\pi R\mu_{eff} C_{ox} \left[ V_{gs} - V_{th}' - \frac{V_{ds}}{2} \right] V_{ds}}{L \left[ 1 + \frac{V_{ds}}{LE_{eff}} \right]}$$
(14)

## **SURFACE POTENTIAL**

Fig. 5 depicts about variation in surface potential in addition with channel length for SG MOSFET and the length of channel, L = 40nm,  $V_{ds} = 0.5$ V, 1V and 1.5V. Even when the drain bias is raised from 0.5 to 1.5Volts, there hasn't been any detectable change in the potential for high metal gate work function region [11].

#### **TRANSCONDUCTANCE**

The transconductance, which is a significant parameter in circuit design, must be as high as possible. Transconductance is the variation in drain current with gate/source voltage while maintaining a constant drain/source voltage. This parameter measures gain of the device [12].

3024

$$g_{m} = \frac{\partial I_{D}}{\partial V_{GS}}\Big|_{V_{DS} - Const}$$
(15)

Now differentiating equation (14) with  $V_{ds}$ , the drain conductance is obtained as

$$g_{m,linear} = \frac{\left(2\pi R C_{ox} V_{ds}\right) \left[\left\{\left(Y_{1}\right) \left(L + \frac{V_{ds}}{E_{eff}}\right) \left(\frac{\mu_{eff}}{Y_{1}} + Y_{2}\right)\right\} - \left\{\frac{V_{ds}}{2V_{sat}} \mu_{eff} Y_{1}\right\} \left(Y_{2}\right)\right]}{L \left[1 + \left(\frac{V_{ds}}{L_{eff}}\right)\right]^{2}}$$

(16) Where,

$$y_{1} = \frac{-L^{2} \mu^{3} \theta_{i}}{\left[\left(\mu + \mu \theta_{i} V_{gs}\right) L - \mu \theta_{i} \left(L V_{th}\right)\right]^{2}}$$

$$(17)$$



$$Y_2 = V_{gs} - V_{th}' + \frac{V_{ds}}{2}$$
 (18)

Similarly, the saturation region transconductance is obtained by differentiating equation, we get

$$g_{m,saturation} = \left(2\pi R C_{ox} V_{sat}\right) \left[1 - L E_{eff} \left\{ \frac{L E_{eff} + 2V_{th}}{\left(L E_{eff} + V_{th} - V_{gs}\right)^{2}} \right\} \right]$$
(19)

## **Drain conductance**

Drain conductance is the variation in drain current with drain/source voltage while maintaining a constant gate/source voltage and is defined as

$$g_{d,imear} = \frac{\partial I_D}{\partial V_{DS}} \Big|_{V_{GS} = Const}$$
 (20)

Now differentiating Eq. (14) with  $V_{ds}$  the linear region drain conductance is given by

$$g_{d,linear} = \frac{L\left(1 + \frac{V_{ds}}{LE_{eff}}\right) \left[2\pi R\mu_{eff}C_{ax}\left(V_{gs} - V_{th}^{'} - V_{ds}\right)\right] - \frac{2\pi R\mu_{eff}C_{ax}}{E_{eff}}\left(V_{gs} - V_{th}^{'} - V_{ds}\right)}{L^{2}\left[1 + \frac{V_{ds}}{LE_{eff}}\right]^{2}}$$
(2)

3025

Similarly, the saturation region drain conductance is obtained by differentiating Eq. (9) with  $V_{ds}$  keeping  $V_{gs}$  constant, we get

$$g_{d,saturation} = -\left(2\pi RC_{ox}V_{sat}\right)\left[p - LE_{eff}V_{gs}\left\{\frac{-p}{q^{2}}\right\} + LE_{eff}\left\{\frac{p(q) - V_{th}(p)}{q^{2}}\right\}\right]_{\text{(22)}}$$

$$p = \frac{\partial V_{th}}{\partial V_{ds}}$$

$$q = LE_{eff} - V_{gs} + V_{th}$$

$$(24)$$

#### **CHANNEL LENGTH MODULATION (CLM)**

When  $V_{ds}$  is exceeds from  $V_{dsatur}$ , then pinch off point comes closer to source end and voltage difference  $(V_{ds} - V_{dsatur})$  is reduced throughout the distance  $I_d$ . This shows a shorter length of channel than normal channel length, which causes a rise in drain current [10, 13].

Now the saturation drain current is replacing L by  $(L-l_d)$  and the CLM effect [14, 15] is taken into account is given by




$$I_{ds(DIBL)} = \frac{2\pi R\mu_{eff} C_{ox} \left[ V_{gs} - V_{th}' - \frac{V_{dsat}}{2} \right] V_{dsat}}{L \left[ 1 + \frac{V_{dsat}}{LE_{eff}} \right]}$$
(25)

can be represented as

$$I_{dsat} = \frac{2\pi R \mu_{eff} C_{ox} \left[ V_{gs} - V_{th} - \frac{V_{dsat}}{2} \right] V_{sat}}{\left( L - l_{d} \right) \left[ 1 + \left( \frac{V_{dsat}}{\left( L - l_{d} \right) E_{eff}} \right) \right]}$$
(26)

## **IV. RESULT AND DISCUSSION**

Here drain/source voltage  $(V_{ds})$  vary from 0 to 5Volts; Figure depicts that when  $V_{ds}$  increases drain current enhances. When  $(V_{qs})$  increases, then the charge carriers emits from source end which also increases [18-20].



**Fig. 3** Sub-threshold drain current variations at different  $V_{qs}$ 

A sub-threshold current flows from source to drain in a MOSFET in the cut-off regime. In this regime, the inversion channel not created due to reason that the voltage applied at gate kept lower than threshold voltage [11, 16]. The sub-threshold current is largest when the gate voltage is close to or less than the

threshold voltage and region under the gate is depleted. Fig. 3 shows that the subthreshold current enhances. Drain current rises because increase in drain voltage. Therefore, SG MOSFET design shows more gate control and hence more current.







Fig. 4 DIBL variations as a Function of Channel Length

Fig. 4 depicts the changes of DIBL with the different results. As shown in the Fig., DIBL is much lower for SG channel lengths varying from 40 nm to 65 nm for SG MOSFETs, demonstrating that the SG MOSFET MOSFET. The model is validated by the analytical architecture suppresses the DIBL effect

Fig. 5 Surface potential variation of SG MOSFET at different drain bias

The surface potential of SG MOSFET engineering gives reduced short channel effects depicts in Fig. 5. The position of minimum surface potential does not significantly change as the drain voltage increases. As a result, the source region is protected from drain bias variation. The drain bias increment near the drain side having low value of work-function, leads to suppression in channel length modulation



**Fig. 6** Change in Transconductance at various  $V_{qs}$  for SG MOSFET

Fig. 6 depicts the transconductance variation for SG MOSFET as a factor of  $V_{gs}$  at various drain voltages, which varies from 0.5 to 1.5Volts. It is observed that SG MOSFET architecture shows the enhancement in transconductance as compared other similar devices. This is due to increase in the gate voltage higher than threshold voltage then mobile charge carriers saturates.




Fig. 7 Drain conductance for various gate to source voltages for SG MOSFET

Fig. 7 depicts the drain conductance variation against drain-source  $V_{ds}$  voltage at various  $V_{gs}$ = 0.5 to 1.5Volts. A good arrangement shows the simulated results. The drain conductance performance of SG MOSFET for L= 40nm at fixed  $V_{ds}$ =1V at various gate to source voltage from 0.5 to 1.5Volts. Drain conductance reduces with the lower values of gate voltage.






Fig. 8 Drain current variations for various gate to source voltages for SG MOSFET

The drain current can be expressed as a function of drain to source voltage is shown in Fig. 8 at  $V_{gs}$ =0.65V and  $V_{gs}$ =1V. As shown in the Fig. 8, when  $V_{ds} > V_{\rm dsatur}$ , the drain current of SG MOSFET devices gradually increases. This is because when the pinch off point near to the source side, the channel length modulation effect occurs. SG MOSFET structure limits the drain control over the channel and hence it is immune to channel length modulation effect. Thus, the CLM effect is lesser in SG MOSFET structure as compared to other similar devices [21-23].

#### **REFERENCES**

- [1] H. Takato, K. Sunouchi, N. Okhabe, A Nitayama, K. Hieda, F. Horiguchi and F. Masuoka, Impact of Surrounded Gate Transistor (SGT) for Ulta-High – Density LSI's, IEEE Transaction on Electron Devices. 38(3) (1991) 573-578.
- [2] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang and S. C. Rustagi, High performance fully depleted silicon nano wire gate-all-around CMOS devices, IEEE Electron Device Letters. 27(8) (2006) 383–386.
- [3] G. X. Hu, T. A. Tang, Some Physical Properties of a Surrounding-Gate MOSFET with Undoped Body. Journal of the Korean Physical Society. 49(2) (2006) 642-645.
- [4] A. Nitayami, H. takato, N. Okabe, K. Sunouchi, K. Hiea, F. Horiguchi and F. Masuoka, Multi pillar surrounding gate transistor for compact and high speed circuits, IEEE transaction on Electron

#### **V. CONCLUSIONS**

An efficient modeling presented for analyzing the high RF behavior of Surrounding Gate MOSFET. It has been observed that much better control of gate so increased current. The transconductance and drain conductance modified expression calculated. As the more doped region near the side of source a reason for reduced DIBL, which result as off state leakage current. In surface potential the suppression of short channel effect is also observed. It has been observed that improved performance of the proposed Surround Gate MOSFET in comparison to larger channel length device.

Devices. 38(3) (1991) 579-583.

- [5] A. Kranti, S. Haldar and R. S. Gupta. An accurate 2D analytical model for short channel thin film fully depleted cylindrical/surrounding gate (CGT/SGT) MOSFET, Microelectronics Journal. 32(4) (2001) 305-313.
- [6] A. Kranti, S. Haldar and R. S. Gupta, An analytical 2- dimensional model for optically controlled thin film fully depleted surrounding/cylindrical gate (SGT/CGT) MOSFET, Microwave and Optical Technology Letters. 28(2) (2001) 135-141.
- [7] S. Miyano and M. Masuoka, Numerucal analysis of a cylindrical thin pillar transistor (CYNTHIA), IEEE Transaction on Electron Devices. 39 (1997) 1876-1881.
- [8] T. Mukaiyama, K. I. Saito, H. Ishikuro, M. Takamiya, T. Saraya and T. Hiramoto, Fabrication of Gate-all-around MOSFET by Silicon Anisotropic Etching Technique, Solid-State Electronics. 42 (8) (1998) 1623-1626.



- [9] B. Cousin, M. Reyboz, O. Rozeau, M. A. Jaud, T. Ernst and J. Jomaah, A unified short-channel compact model for cylindrical surrounding-gate MOSFET, Solid State Electronics, 56(1) (2011) 40-46.
- [10] P. Ghosh, S. Haldar, R. S. Gupta and M. Gupta, An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET, Microelectronics Journal. 43(1) (2012) 17-24.
- [11] M. J Kumar, A. A. Orouji, and H. Dhakad, New Dual-Material SG Nanoscale MOSFET: Analytical Threshold-Voltage Model, IEEE Electron Devices. 53(4) (2006) 920-923.
- [12] S. M. Sze, Physics of Semiconductor Devices, 2nd ed., John Wiley & Sons, 2004.
- [13] N. D. Arora, R. Rios, C. L. Huang and K. Raol, PCIM: a physical based continuous short channel IGFET model for circuit simulation, IEEE Transaction on Electron Devices. 41 (1994) 988-997.
- [14] A. Debroy, R. Choudhury and T. Sadhu, Analysis on Effective parameters influencing Channel Length Modulation Index in MOS, International Journal of Emerging Technology and Advanced Engineering. 2(10) (2012) 392-398.
- [15] D. Jiménez, B. Iñíguez, J. Suñé, L. F. Marsal, J. Pallarès, J. Roig, and D. Flores, Continuous Analytic I–V Model for Surrounding-Gate MOSFETs, IEEE Electron Device Letters. 25(8) (2004) 571-573.
- [16] H. Kaur, S. Kabra, S. Haldar and R. S. Gupta, An analytical drain Current model for graded channel cylindrical/surrounding gate MOSFET, Microelectronics Journal. 38(3) (2007) 352–359.
- [17] A. Agarwal, R. L. Sharma, P. Mani, A study of

- characterization of Surrounding Gate MOSFET, VSRD Journal of Technical and Non Technical research. 9(1) (2018) 67-70.
- [18] K. M. Liu, Effects of Quantum Confinement on Electrical Characteristics of 12-nm Silicon-on-Insulator Fin Field-Effect Transistors by Quantum Transport Analysis, Japanese Journal of Applied Physics. 50 (2011) 04DC19 1-5.
- [19] R. Murali and J. D. Meindl, Modeling the effect of source/drain junction depth on bulk-MOSFET scaling, Solid State Electronics, 51(6) (2007) 823-827.
- [20] A. Agarwal, R. L. Sharma and P. Mani, Analytical modeling electrical conduction of nano scaled surrounding gate MOSFET, in Proc. of IEEE International conference on micro-electronics and telecommunication engineering, (2018) 331–334.

- [21] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang and S. C. Rustagi, High performance fully depleted silicon nano wire gate-all-around CMOS devices, IEEE Electron Device Letter. 27(8) (2006) 383–386.
- [22] L. Zhang, C. Ma, J. He, X. Lin and M. Chan, Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET, Solid-State Electronics, 54(8) (2010) 806-808.
- [23] S. Venugopalan, D. D. Lu, Y. Kawakami, P. M. Lee, A. M. Niknejad and C. Hu, BSIM-CG: A compact model of cylindrical/surround gate MOSFET for circuit simulations, Solid-State Electronics. 67(1) (2012) 79–89.

