



# A STUDY OF APPROXIMATE MULTIPLIER DESIGN USING ROUNDING METHODS TO SAVE POWER AND ENERGY

**Dr. D. Karunakar Reddy<sup>1</sup>**

Assistant Professor

Department of Electronics and Communication Engineering,

JNTUH College of Engineering Hyderabad, India.

**Mr. A. Shravan Kumar<sup>2</sup>**

Assistant Professor

Department of Electronics and Communication Engineering,

JNTUH College of Engineering Hyderabad, India.

## Abstract:

Approximate computing is one of finest suited efficient data processing for error resilient applications, such as signal and image processing, computer vision, machine learning, data mining etc. Approximate computing reduces accuracy which is acceptable as a cost of increasing the circuit characteristics depends on the application. Desirable accuracy is the threshold point for controlling the trade off, between accuracy and circuit characteristics under the control of the circuit designer. In this work, the rounding technique is introduced as an efficient method for controlling this trade off. In this regard multiplier circuits as a critical building block for computing in most of the processors have been considered for the evaluation of the rounding technique efficiency. The impact of the rounding method is investigated by comparison of circuit characteristics for multipliers.

**Keywords:** Multiplicand, Multiplier, Energy efficient, Rounding Technique

**DOI NUMBER:** 10.48047/NQ.2021.19.6.NQ21099

**NEUROQUANTOLOGY2021;19(6): 277-282**

## 1.INTRODUCTION

Energy minimization is one of the main design requirements in almost any electronic systems, especially the portable ones such as smart phones, tablets, and different gadgets. It is highly desired to achieve the minimization with minimal performance (speed) penalty. Digital signal processing (DSP) blocks are key components of these portable devices for realizing various multimedia applications. The computational core of these blocks is the arithmetic logic unit where multiplications have the greatest share among all arithmetic operations performed in these DSP systems. Therefore, improving the speed and power/energy-efficiency characteristics of multipliers plays a key role in improving the efficiency of processors. Many of the DSP cores implement image and video processing algorithms where final outputs are either images or videos prepared for human consumption's. This fact enables us to use approximations for improving

speed/energy efficiency. This originates from the limited conceptual abilities of human beings in observing an image or a video. In addition to the image and video processing applications, there are other areas where the correctness of the arithmetic operations is not critical to the functionality of the system. Being able to use the approximate computing provides the designer with the ability of making tradeoffs between the accuracy and the speed as well as power/energy consumption. Applying the approximation to the arithmetic units can be performed at different design abstraction levels including circuit, logic, and architecture levels, as well as algorithm and software layers. The approximation may be performed using different techniques such as allowing timing violations (e.g., voltage over scaling or over checking) and function approximation methods (e.g., simplifying the Boolean function of a circuit) or a combination of them. In the category of function



approximation methods, a number of approximations need to produce exactly correct numerical outputs. arithmetic building blocks, such as adders and multipliers. Previous research in this context exploits error resiliency at different design levels have been suggested. We focus primarily through voltage over scaling, utilizing on proposing a high-speed low power/energy algorithmic and architectural techniques to mitigate the approximate multiplier appropriate for error resilient resulting errors. In this paper, we propose logic applications. The proposed approximate multiplier, with complexity reduction at the transistor level as an is also area efficient, is constructed by modifying alternative approach to take advantage of the relaxation conventional multiplication approach at the algorithm of numerical accuracy. We design architectures for video level assuming rounded input values. and image compression algorithms using the proposed approximate arithmetic units and evaluate them to demonstrate the efficacy of our approach. We also derive simple mathematical models for error and power consumption of these approximate adders. Furthermore, we demonstrate the utility of these approximate adders in two digital signal processing architectures (discrete cosine transform and finite impulse response filter) with employed in real world applications. However, specific quality constraints. Simulation results indicate up lifetime is still challenging and the most critical limitation to 69% power savings using the proposed approximate for the success of this technology. In fact, wireless sensor nodes, which are the backbone of the network, using accurate adders. typically powered by limited energy storage devices (small batteries or supercaps) and their short lifetime is a critical issue. Wake-up radio receivers are very effective in minimizing idle listening. This fact has resulted in a significant number of wake-up radio receiver architectures proposed in last decade. In this work, we present an advanced design and implementation of an advanced wake-up radio that is capable of processing the received data (i.e. for addressing) and retransmitting data or wake up messages to provide an applicable estimation of the result instead of neighbours when necessary. With these features it is possible to further enhance the energy efficiency of communication and allowing ultra-low power multi-consumption with respect to their precise rivals. communication. Experimental results demonstrate the proposed design which is ready for future energy efficient and pure-asynchronous MAC protocols. these BIC structures can be exploited to efficiently implement a three-layer face recognition neural network and the hardware defuzzification block of a fuzzy processor.

## 2.LITERATURE SURVEY

**M. Alioto, "Ultra-low power VLSI circuit demystified and explained: A tutorial," IEEE Trans. Circuits:**

Wireless sensor networks (WSNs) are today employed in real world applications. However, specific quality constraints. Simulation results indicate up lifetime is still challenging and the most critical limitation to 69% power savings using the proposed approximate for the success of this technology. In fact, wireless sensor nodes, which are the backbone of the network, using accurate adders.

typically powered by limited energy storage devices (small batteries or supercaps) and their short lifetime is a critical issue. Wake-up radio receivers are very effective in minimizing idle listening. This fact has resulted in a significant number of wake-up radio receiver architectures proposed in last decade. In this work, we present an advanced design and implementation of an advanced wake-up radio that is capable of processing the received data (i.e. for addressing) and retransmitting data or wake up messages to provide an applicable estimation of the result instead of neighbours when necessary. With these features it is possible to further enhance the energy efficiency of communication and allowing ultra-low power multi-consumption with respect to their precise rivals. communication. Experimental results demonstrate the proposed design which is ready for future energy efficient and pure-asynchronous MAC protocols. these BIC structures can be exploited to efficiently implement a three-layer face recognition neural network and the hardware defuzzification block of a fuzzy processor.

**H.R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuit:**

The conventional digital hardware computational blocks with different structures are designed to compute the precise results of the assigned calculations. The main contribution of our proposed Bio-inspired Imprecise Computational blocks (BICs) is that they are designed to provide an applicable estimation of the result instead of precise value at a lower cost. These novel structures are more efficient in terms of area, speed, and power consumption and allowing ultra-low power multi-consumption with respect to their precise rivals. Complete descriptions of sample BIC adder and multiplier functionality as well as the power and range of structures as well as their error behaviors and synthesis results are introduced in this paper. It is then shown that these BIC structures can be exploited to efficiently implement a three-layer face recognition neural network and the hardware defuzzification block of a fuzzy processor.

**V. Gupta, D. Mohapatra, A. Raghunathan, and K. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Design Integr. Circuits: IEEE Trans.**

Low power is an imperative requirement for portable multimedia devices employing various signal processing algorithms and architectures. In most multimedia applications, human beings can gather useful information from slightly erroneous outputs. Therefore, we do equivalence between the specification and

Approximate computing, which refers to a class of techniques that relax the requirement of exact equivalence between the specification and



implementation of a computing system, has attracted significant interest in recent years. We propose a systematic methodology, called MACACO, for Modeling and Analysis of Circuits for Approximate Computing. The proposed methodology can be utilized to analyze how an approximate circuit behaves with reference to a conventional correct implementation by computing metrics such as worst-case error, average error, error probability, and error distribution. The step in MACACO is the construction of an equivalent untimed circuit that represents the behavior of approximate circuit at a given voltage and clock period. Next, we construct a virtual error circuit that represents the error in the approximate circuit's output for any given input or input sequence. Finally, we apply conventional Boolean analysis techniques (SAT solvers, BDDs) and statistical techniques (Monte-Carlo simulation) in order to compute the various metrics of interest. We have applied the proposed methodology to analyze a range of approximate designs for datapath building blocks. Our results show that MACACO can help a designer systematically evaluate the impact of approximate implementations, thereby facilitating the adoption of circuits for approximate computing.

**F. Farshchi, M. S. Abrishami, and S. M. Fakhraie, "An approximate-multiplier for low power digital signal processing"**

In this paper a low power multiplier is proposed. The proposed multiplier utilizes Broken-Array Multiplication approximation method on the conventional modified Booth multiplier. This method reduces the total power consumption of multiplier up to 58% at the cost of a small decrease in output accuracy. The proposed multiplier is compared with other approximate multipliers in terms of power consumption and accuracy. Furthermore, to have a better evaluation of the proposed multiplier efficiency, it has been used in designing a 4th order Butterworth filter and the power consumption and accuracy are compared with that of a filter with conventional booth multipliers. The simulation results show a 17.1% power reduction at the cost of only 0.4 dB decrease in the output SNR.

#### 4. PROPOSED SYSTEM

#### 3. EXISTING SYSTEM

Luigi WALLACE, the computer scientist has invented the WALLACE hardware multiplier during 1965. WALLACE multiplier is extracted form of parallel multiplier [5].

slightly faster and requires fewer gates. Different types of schemes are used in parallel multiplier. The WALLACE scheme is one of the parallel multiplier schemes that essentially minimize the number of adder stages required to perform the summation of partial products. This is achieved by using full and half adders to reduce the number of rows in the matrix number of bits at each summation stage. Even though the WALLACE multiplication has regular and less complex structure, the process is slower in manner due to serial multiplication process. Further, WALLACE multiplier is less expensive compared to that of Wallace tree multiplier. Hence, in this paper, WALLACE multiplier is designed and analysed by considering different methods using full adders involving different logic styles.

#### Wallace Tree Multiplier Using Ripple Carry Adder

Ripple Carry Adder is the method used to add more number of additions to be performed with the carry in and carry outs that is to be chained. Thus multiple adders are used in ripple carry adder. It is possible to create a logical circuit using several full adders to add multiple-bit numbers. Each full adder inputs a  $C_{in}$ , which is the  $C_{out}$  of the previous adder. This kind of adder is a ripple carry adder, since each carry bit "ripples" to the next full adder. The proposed architecture of WALLACE multiplier algorithm using RCA is shown in Figs.9 to 11 Take any 3 signals with the same weights and gives them as input into a full adder. The result will be an output wire of the same weight. Partial product obtained after multiplication is taken at the first stage. The data's are taken with 3 wires and added using adders and the carry of each stage is added with next two data's in the same stage. Partial products reduced to two layers of full adders with same procedure. At the final stage, same method of ripple carry adder method is performed and thus product terms up to  $p_8$  is obtained.

The main idea behind the proposed approximate multiplier is to make use of rounded input for multiplication. Proposed algorithm applies a rounding technique before passing the data to the partial product generation. Fig. 1 shows the design chart for realization of the proposed method for the approximate multiplier design. Among the two inputs (Multiplicand and Multiplier), the Multiplier is rounded first by passing through rounding block. Before the multiplication



operation starts, the sign bit of both inputs is stored, and the output sign of the multiplication result based on the inputs signs are determined. At the last stage, the proper sign is applied to the result. In an event of multiplying negative numbers, the respective input blocks are converted into their 2's complement.

In conventional multipliers, with N-bit input,  $N \times N$  partial products (partial products) are generated. But in the rounding technique, the partial products generated are the combination of active and inactive partial products. The active partial products are, that have "1" as the coefficient on the Multiplier. After rounding, it causes a complete row of Multiplicand as the result. Therefore, inactive partial products are the lines with whole 0's. Therefore, has no necessity to cover them in the reduction process.




Fig. 1: 16-bit Block diagram of the algorithm

Rounding input data requires major responsibility in maintaining the accuracy. With a basic intuition, it can be stated that, rounding lower bits results in less error compared to rounding higher bits. Thus, the proposed algorithm has assigned rounding weights with respect to the bit position value. There is a small error gap between accurate bit position and rounded bit position. For every accurate bit, there is a corresponding rounded bit value assigned. Error gap reduces as the bit position value increases. Fig. 2 gives an example where 'A' and 'B' are inputs and input 'B' is rounded to get 'Br'. "Rounding

Accurate Bit Position	Approximate Bit Position
bit0	bit1
bit1	bit1
bit2	bit1
bit3	bit4
bit4	bit4
bit5	bit4
bit6	bit7
bit7	bit7
bit8	bit7
bit9	bit10
bit10	bit10
bit11	bit10
bit12	bit13
bit13	bit13
bit14	bit15
bit15	bit15

$$\begin{aligned}
 &= 0001\ 0011\ 1000\ 1000 \\
 &= 0000\ 0011\ 1111\ 1111 \\
 &= 0000\ 0100\ 1001\ 0010
 \end{aligned}$$

15 13 10 7 4 1  
Leads to active partial product rows

Fig. 2: An example after rounding 'B' (16-bit)

Partial products reduction is a stage where partial products are compressed using different kind of compressors. Proposed algorithm gives a flexibility on reducing number of partial products rows. For an instance 16-bit design shown in Fig. 3 reduces partial products to 6 rows which is identified as active partial products. Like all traditional way, N-bit inputs are multiplied to generate  $N \times N$  Partial products. In terms of computation complexity, as the number of bits increases, the length of Partial products increases with  $O(N^2)$ . Proposed algorithm provides computation complexity  $\leq O(N \times 6)$  for 16-bit and  $\leq O(N \times 13)$  for 32bit.

For better understanding, along with design, an example is explained with input values A, B and Br (from fig. 6(right)). Multiplier input 'B' is first rounded to 'Br'. Inputs are then multiplied to get  $N \times N$  partial products. Due to rounding of multiplier input,  $N \times N$  partial products is a combination of active and inactive partial products. Multiplier with '1' as coefficient, after rounding, causes a complete row of Multiplicand as a result as the whole zero values line which had "0" as the coefficient



on the Multiplier. Thus, there is no need to cover them in the reduction process. In fact, inactive partial products could only increase hardware. This has led us to first eliminate, all inactive partial products before packing. This approach plays important role in reducing power, area and time usage and in turn increasing its efficiency. The active partial products are compressed and packed using three stages of compression. In the 1st stage, partial products are compressed using full adders and half adders. An output of 1st stage compression is further compressed using a 4:2 compressor when inputs are 16bit whereas for 32bit, 9:2 compressor. Fig. 3 (right) illustrates corresponding operations on an example. An output of the 2nd stage compressor is finally packed using OR gate to get a final product. Conventionally full adders are used instead of OR. The very idea of using OR gate instead of full adder is to reduce area and energy usage noticeably.




Fig. 3: Multiplier Design (left) with an example (right) (16-bit).

**5.SIMULATION RESULT OF MULTIPLIER:**




Fig 4 Simulation Result of Multiplier Here we can give the inputs as A=6, B=3, clk as 1 and rst as 0, then the final output is 16.

**6. CONCLUSION**

Proposed algorithm proves to be best in terms of power-area delay and PDP efficiency when compared to other algorithms for both signed and unsigned data (16-bit and 32-bit). This is the primary investigation of rounding technique on approximate multiplier by having one method of rounding pattern which are fixed active partial product rows. With this rounding pattern, we see potential areas of less accuracy and areas with better accuracy corresponding to probability of rounding value. Based on accuracy required, rounding patterns are changed with a little extra expense of hardware. Rounding pattern can be modified to have fixed or dynamic partial product rows and yet have fewer active partial product rows for compression. The proposed algorithm can be used in the wide range of applications in image processing, machine learning and signal processing. Thus, different weights based on the bit position of '1' plays an important role to keep accuracy relatively near to the conventional method. With flexible reduction of partial products, proposed algorithm produces great hardware characteristics, when compared to DRUM.

**7.FUTURE SCOPE**

This multiplier plays a very important role in our day to day life. In future the multipliers are going to play a major role. The speed of the multipliers are increased by using carry save adders, carry look ahead adder, and so on. Rounding patterns will be optimized based on required accuracy and different compression techniques. The area and delay can be reduced in future by using advanced technology.



## REFERENCES

- Reconfigurable Commun.-Centric Syst.-Chip, 2013, pp. 1–
- [1] M. Alioto, “Ultra-low power VLSI circuit de6. demystified and explained: A tutorial,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012.
- [2] V. Gupta, D. Mohapatra, A. Raghunathan, and K. error-resilient systems,” in *Proc. 15th Int. Symp. Quality “Low-power digital signal processing using approxirElectron. Design (ISQED)*, 2014, pp. 263–269.
- adders,” *IEEE Trans. Comput-Aided Design Integr. Circuits Syst.*, vol. 32, no. 1, pp. 124–137, Jan. 2013.
- [3] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, an vol. EC-11, no. 4, pp. 512–517, Aug. 1962.
- Lucas, “Bio-inspired imprecise computational blocks[13] V. Mahalingam and N. Ranganathan, “Improving efficient VLSI implementation of soft-complaccuracy in Mitchell’s logarithmic multiplication using applications,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, operand decomposition,” *IEEE Trans. Comput.*, vol. 55, no. 57, no. 4, pp. 850–862, Apr. 2010.
- [4] R. Venkatesan, A. Agarwal, K. Roy, and [14] Nangate 45nm Open Cell Library, accessed on 2010.
- Raghunathan, “MACACO: Modeling and analysis[Online]. Available: <http://www.nangate.com/> circuits for approximate computing,” in *Proc. Int. C[15] H. R. Myler and A. R. Weeks, The Pocket Handbook of Comput.-Aided Design*, Nov. 2011, pp. 667–673.
- [5] F. Farshchi, M. S. Abrishami, and S. M. Fakhraie, “USA: Prentice-Hall, 2009.
- approximate multiplier for low power digital si[16] S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. processing,” in *Proc. 17th Int. Symp. Comput. Archit. [Park, and N. S. Kim, “Energy-efficient approximate Syst. (CADS)*, Oct. 2013, pp. 25–30.
- [6] P. Kulkarni, P. Gupta, and M. Ercegovic, “Traclassification applications,” *IEEE Trans. Very Large Scale accuracy for power with an underdesigned multi Integr. (VLSI) Syst.*, vol. 23, no. 6, pp. 1180–1184, Jun. architecture,” in *Proc. 24th Int. Conf. VLSI Design*, 2015.
- 2011, pp. 346–351.
- [7] D. R. Kelly, B. J. Phillips, and S. Al-Sardynamic range unbiased multiplier for approximate “Approximate signed binary integer multipliers applications,” in *Proc. IEEE/ACM Int. Conf. Comput.-Aided arithmetic data value speculation,” in Proc. Conf. DeDesign (ICCAD)*, Austin, TX, USA, 2015, pp. 418–425.
- Archit. Signal Image Process., 2009, pp. 97–104.
- [8] K. Y. Kyaw, W. L. Goh, and K. S. Yeo, “Low-power l multiplier with error correction,” in *Proc. 31st Int. Conf. speed multiplier for error-tolerant application,” in FComput. Design (ICCD)*, 2013, pp. 33–38.
- IEEE Int. Conf. Electron Devices Solid-State Circ[19] A. B. Kahng and S. Kang, “Accuracy-configurable (EDSSC), Dec. 2010, pp. 1–4.
- [9] A. Momeni, J. Han, P. Montuschi, and F. LombDesign Autom. Conf. (DAC), Jun. 2012, pp. 820–825.
- “Design and analysis of approximate compressors[20] Z. Wang, A. C. Bovik, H. R. Sheikh, and E. P. multiplication,” *IEEE Trans. Comput.*, vol. 64, no. 4, Simoncelli, “Image quality assessment: From error 984–994, Apr. 2015.
- [10] K. Bhardwaj and P. S. Mane, “ACMA: AccurProcess., vol. 13, no. 4, pp. 600–612, Apr. 2004.
- configurable multiplier architecture for error-resi [21] J. Liang, J. Han, and F. Lombardi, “New metrics for the system-on-chip,” in *Proc. 8th Int. Workreliability of approximate and probabilistic adders,” IEEE Trans. Comput.*, vol. 62, no. 9, pp. 1760–1771, Sep. 2013.

