Volume 20 No 22 (2022)
 Download PDF
Analytical Performance Modeling of LECΔ Networkon-Chip Architecture
Savita Gautam,Abdus Samad,M. sarosh Umar
This paper targets the performance evaluation of different NoC based interconnection networks which are essentially considered as a rational way to connect huge nodes of System-on-Chip (SoC) architectures. Three standard NoC topologies namely Mesh, FTorus, DMesh and two newly constructed topologies DIBM and LECΔ are considered for performance evaluation and analysis
Mesh; Torus; Folded Torus; DIBM; LECΔ; DMESH; Mesh of Ring
Copyright © Neuroquantology

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Articles published in the Neuroquantology are available under Creative Commons Attribution Non-Commercial No Derivatives Licence (CC BY-NC-ND 4.0). Authors retain copyright in their work and grant IJECSE right of first publication under CC BY-NC-ND 4.0. Users have the right to read, download, copy, distribute, print, search, or link to the full texts of articles in this journal, and to use them for any other lawful purpose.