



# DESIGN AND COMPARISON OF VEDIC MULTIPLIER USING CMOS AND GDI TECHNIQUE IN 90 nm TECHNOLOGY

Tanya Sharma

Department of Electronics and Communication  
PEC Chandigarh, India  
[tanyasharma.mtvlsi@pec.edu.in](mailto:tanyasharma.mtvlsi@pec.edu.in)

Neelam R. Prakash

Department of Electronics and Communication  
PEC Chandigarh, India  
[neelamrprakash@pec.edu.in](mailto:neelamrprakash@pec.edu.in)

## Abstract

Multipliers have a great demand these days due to so many applications. Multiplier is the essential component to perform basic operation which are required in almost every circuit. Usually CMOS is used in designing of multipliers but many other techniques like GDI can be utilized to design which support low power designs. With the increasing conditions on delay, a lot of prominence is being laid on design of quick multiplications. We basically use mathematics of olden times also called vedic mathematics. They are used because they provide fast calculations and make designs uncomplicated. There are 16 sutras out of which “UrdhvaTiryagbhyam” is repeatedly used. The design of a two bit multiplier in 90m technology in cadence virtuoso has been compared with a two bit multiplier made using GDI technique. The design of fundamental components is done in the first part and then they are connected to structurevedic multiplier. The same design can be extended to high bit designs as well. There will be composite design components and many summons to face but if we use vedicmaths we can develop easy designs.[1]

3278

DOI Number: 10.14704/NQ.2022.20.12.NQ77333

NeuroQuantology2022;20(12): 3278-3287

## I. INTRODUCTION

The origin of a Vedic Multiplier comes from ‘Vedas’ which represents our ancient culture. Vedic mathematics comes from a handout composed by Swami Bharati Krishna Tirtha. It consists of various formulas related to mathematics. Multiplier is a necessary block in digital systems hence vedic multiplication algorithm is another option to implement an efficient multiplier. There are three methods to implement multiplication in Vedic mathematics. Out of three, only one method is generic method which can be applied to all cases whereas other two are for special cases. The most widely used algorithm of Vedic multiplication is UrdhvaTiryakbhyam. It can be used in all cases of multiplication. It means Vertical and Crosswise. The

eISSN1303-5150

multiplication of two operands using Vedic multiplier is achieved by multiplication by Vertical and then going Crosswise and then adding all the results. A lot of research work over decades has led to the emergence of Vedic Multipliers as one of the fastest and low power multiplier. It has various advantages like partial product generation and additions are done together so there is parallel processing. It makes it more useful for binary multiplications. This in turn reduces delay, which is desired in every circuit.

The main purpose of the system was to use some techniques to solve the lengthy mathematics orally or with minimum space utilization on paper. The system of Vedic mathematics is based on 16 Sutras (Algorithms) and 13 Up-sutras (Corollaries). [2]


[www.neuroquantology.com](http://www.neuroquantology.com)



**II. URDHVA TIRYAGHBHYAM**

It is a well-known algorithm used for different cases of 0 multiplication. It reduces the number of stages required for multiplication. Suppose we have to multiply two bit numbers  $m_1m_0$  with  $n_1n_0$ . The LSB terms are multiplied first (vertically) and then we multiply LSB of one term with higher order term

crosswise and added. Here,  $n_0$  is multiplied with  $m_1$  and  $m_0$  is multiplied with  $n_1$ , their product terms are then added. This is how the LSB term and term next to it are formed. In the last step we multiply the MSB of both expressions and add any carry if there from previous stage as shown.



**FIGURE 1: 2 BIT MULTIPLICATION USING URDHVA TIRYAGHBHYAM**


**III. GDI TECHNIQUE**

GDI technique also called as gate diffusion input is a low power method which reduces the number of transistors used in making a design. In CMOS technology usually the number of transistors required are more as compared to this technique. It has the same design as CMOS inverter perhaps it has a different working. It consists of PMOS and NMOS as shown

It is easy to learn and then implement and also body of both PMOS and NMOS are joined to P or N, it can be randomly biased which cannot be done in CMOS inverter. Also, the significant difference between these methods is that in GDI P, N and G ends could be supplied a voltage like  $V_{dd}$  or grounded or can be given a supply of input signal as the circuit to be designed allows and hence minimizing transistors used. However, there is difficulty in implementation of analog circuits as the voltage supply is not fixed at its ends which leads to swings in small voltage.[3]

3279

- G- It is regular input to gates of NMOS and PMOS
- N- input given to source/drain of NMOS
- P- input given to source/drain of PMOS



**FIGURE 2: BASIC GDI CELL[7]**



Different functions can be implemented by using this technique as shown in the table below. Its just a matter of understanding the concept and applying it to get the basic gates or building blocks of any digital design. For the design of vedic

multiplier AND gate, XOR gate form the basis. We can design a half adder by these gates and further use half adder to make a full adder for higher designs. This technique not only saves power but also makes the design straightforward.[4]

P	N	G	Output	Function
B	'1'	A	A+B	OR
'0'	B	A	A.B	AND
B	C	A	A(bar)B+AC	MUX
'1'	'0'	A	A(bar)	NOT
'1'	B(bar)	A	(A+B)bar	NOR
B(bar)	0	A	(A.B)bar	NAND
B	B(bar)	A	A(bar)B+A.B(bar)	EXOR
B(bar)	B	A	AB+AB(bar)	EXNOR

FIGURE 3: Functions using GDI[7]

IV. PROPOSED METHODOLOGY

The design of a vedic multiplier is done by using these two techniques and then a comparison is made between them. The first one is using CMOS technology and other one is GDI technique. Both have different designs but same functionality. A comparison is done between both the techniques

and different designs are presented in this paper. New techniques like quantum cellular automata(QCA) can also be merged with these techniques to increase the scope. The flow is similar, the basic gates are designed using these techniques and then they are joined to form vedic multiplier as shown.

3280




FIGURE 4: GATE LEVEL REPRESENTATION OF VEDIC MULTIPLIER

V. DESIGN OF VARIOUS COMPONENTS

AND GATE

The first step is to design an AND gate as it will perform binary multiplication. It can have multiple

inputs and one output but we restrict ourselves to two inputs. In cadence we give alternating inputs which form several combinations of Vdd and 0 with the help of vpulse and we don't take same W/L



ratios of NMOS and PMOS as latter is slower than former because of its less mobility. We can also

create the symbol[5]



FIGURE 5: DESIGN OF AND GATE USING CMOS TECHNOLOGY




FIGURE 6: AND GATE USING GDI TECHNIQUE

3281





FIGURE 7: SYMBOL OF AND GATE


**XOR GATE:-**

Similarly the design of an XOR gate is made using both the techniques and output of this gate is high only if one of its inputs is high. Again we restrict ourselves to two input XOR gate.






**FIGURE 8:** DESIGN OF XOR GATE USING CMOS TECHNOLOGY



**FIGURE 10:** DESIGN OF XOR GATE USING GDI

3282



**FIGURE 10:** SYMBOL OF XOR GATE

**NOR GATE:-**



**FIGURE 11:** DESIGN OF NOR GATE USING CMOS TECHNOLOGY






FIGURE 12: SYMBOL OF NOR GATE

**HALF ADDER:-**

A half adder can be made by either of the two techniques shown below.



FIGURE 14: HALF ADDER USING NOR GATES






FIGURE 15: HALF ADDER USING GDI TECHNIQUE

**VI. VEDIC MULTIPLIER**





**FIGURE 16: VEDIC MULTIPLIER USING CMOS TECHNOLOGY**




**FIGURE 17: VEDIC MULTIPLIER USING GDI TECHNIQUE**


## VII. RESULTS AND SIMULATIONS

Various gates have been simulated and their functionalities have been verified using Cadence virtuoso. The basic design of vedic multiplier has been made using these building blocks. Vedic multiplier is a combination of AND and XOR gates, we can also use NOR and ANDgates to implement it. An important observation is made using the transient analysis which shows that the power consumed by GDI technique is less as seen in CMOS technology.







**FIGURE 18: TRANSIENT RESPONSE OF AND GATE**



**FIGURE 19: TRANSIENT RESPONSE OF NOR GATE**




**FIGURE 20: TRANSIENT RESPONSE OF XOR GATE**



**FIGURE 21: TRANSIENT RESPONSE OF HALF ADDER**







**FIGURE 22: TRANSIENT RESPONSE OF VEDIC MULTIPLIER**

**VIII. Power dissipation (uW) comparison**

SPECIFICATION	CMOS TECHNOLOGY	GDI
AND GATE	1.459	0.15
XOR GATE	1.671	0.12
HALF ADDER	5.1	0.52
2*2 VEDIC MULTIPLIER	3.66	1.66

3286

**IX. CONCLUSION**

The proposed designs have been simulated in cadence virtuoso using GPDK 90nm technology. AND gate, XOR gate , NOR gate and half adder were designed using both CMOS and GDI techniques. By using these basic blocks we can make a full adder as well and extend it to high order multipliers. A 2\*2 bitvedic multiplier is also made using both techniques and its power consumption is compared. It is seen that the count of transistors used in GDI technique is less as compared to CMOS technology. GDI technique also promotes low power as the power dissipation in vedic multiplier is 1.66 uW, We can also calculate the PDP in both cases. The designs of GDI technique are simpler and

easy to implement. Overall performance of the multiplier has improved by using GDI

**REFERENCES**

[1] Khan, A. Bahar, R. Arya, 2022 “Efficient Design of Vedic Square Calculator Using Quantum Dot Cellular Automata (QCA),” *IEEE Transactions on Circuits and Systems*, vol. 69, No. 3

[2] V Subrahmanyam ,P Natarajan, V Kavya 2021, “ Area Efficient Approximate Constant-or Adder”, IEEE Conf. on Innovation in Technology

[3] C. Patel, V. Urankar, V. Keshav, 2020 “Vedic Multiplier in 45nm Technology,”IEEE Conf. on Computing Methodologies and Communication

[4] M. Bansal , J. Singh,2020 “ Comparative



- Analysis of 4 bit CMOS Vedic Multiplier and GDI Vedic Multiplier using 18nm FinFET Technology,” IEEE Conf.on Smart Electronics and Communication
- [5] M. Bala, S. Nagaraj, J. Jayasree, G Vijay 2020 “Modified High Speed 32 bit Vedic Multiplier Design and Implementation,” IEEE Conf. on Electronics and Sustainable Communication System
- [6] S. Sonoli, S.Desai, 2020 “Design and Implmentation of 4x4 Vedic Multiplier using Cadence,” International Journal of Engineering Research and Technology, vol. 9
- [7] P. Manju, P. Sreelakshmi, T. Madhavi, 2020 “Design of Vedic Multiplier using GDI Method,” International Journal of Recent Technology and Engineering, vol. 7, 2019
- [8] B. Harish, K Sivani, M Rukmini, 2019 “ Design and performance Comparison among Various types of Adder Topologies,” IEEE Conf. on Computing Methodologies and Communication
- [9] H.Kaur, N.Prakash ,2015 “Area Efficient Low PDP 8-bit Vedic Multiplier Design Using Compressors,” IEEE Int. Conf. on Recent Advances in Engineering & amp; computational science

